

[See Signature Page for Information on Counsel for Plaintiffs]

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE DIVISION

ACER, INC., ACER AMERICA
CORPORATION and GATEWAY, INC.,

Plaintiffs,

v.

TECHNOLOGY PROPERTIES LIMITED,
PATRIOT SCIENTIFIC CORPORATION,
and ALLIACENSE LIMITED,

Defendants.

Case No. 5:08-cv-00877 PSG

**REPLY BRIEF IN SUPPORT OF PLAINTIFFS'
MOTION FOR RECONSIDERATION OF
CERTAIN ASPECTS OF FIRST CLAIM
CONSTRUCTION ORDER**

[RELATED CASES]

DATE: NOVEMBER 30, 2012

TIME: 10:00 A.M.

PLACE: COURTROOM 5, 4TH FLOOR

JUDGE: PAUL SINGH GREWAL

HTC CORPORATION, HTC AMERICA,
INC.,

Plaintiffs,

v.

TECHNOLOGY PROPERTIES LIMITED,
PATRIOT SCIENTIFIC CORPORATION,
and ALLIACENSE LIMITED,

Defendants.

Case No. 5:08-cv-00882 PSG

BARCO N.V., a Belgian corporation,

Plaintiff,

v.

TECHNOLOGY PROPERTIES LIMITED,
PATRIOT SCIENTIFIC CORPORATION,
ALLIACENSE LIMITED,

Defendants.

Case No. 5:08-cv-05398 PSG

I. INTRODUCTION

TPL's opposition papers (Dkt. 367 *Acer* Action, hereinafter "Opposition") employ the familiar refrain of accusing Plaintiffs of attempting to import extraneous limitations into the claims. ("TPL" includes Defendants Technology Properties Ltd., Patriot Scientific Corp. and Alliacense Ltd.) TPL's arguments are without merit, and Plaintiffs' proposed constructions should be adopted.

With respect to the phrase "supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle" from U.S. Patent No. 5,440,749 (the "'749 patent" or "'749"), TPL attempts to obfuscate the issue by accusing Plaintiffs of seeking to exclude any system that happens to include a prefetch buffer or a one-instruction-wide instruction buffer. But this is not and has never been Plaintiffs' position. TPL made clear and unmistakable disclaimers during the '749 reexamination in which it told the Patent Office that this phrase excludes systems that supply instructions to the CPU one at a time. Plaintiffs merely seek to hold TPL to its representations to the Patent Office, which were neither rescinded during the reexamination nor affected by subsequent amendments to other claim elements.

With respect to the phrase "clocking said central processing unit" in U.S. Patent No. 5,809,336 (the "'336 patent" or "'336"), the Court should adopt Plaintiffs' construction because clocking the CPU to always achieve its maximum speed was described, in both the specification and file history, as a feature of the invention and a distinction over the prior art. TPL suggests that the intrinsic record merely describes the ability of the CPU to sometimes operate at the fastest possible speed, but this is inconsistent with the intrinsic record and would recapture the prior art systems that were criticized and distinguished throughout the intrinsic record.

II. ARGUMENT

A. "SUPPLY THE MULTIPLE SEQUENTIAL INSTRUCTIONS . . ."

TPL's argument on this phrase begins with the misleading heading "Judge Ware Correctly Construed the 'Supply Multiple Sequential instructions . . . ' Phrase." (Defs.' Response Brief in Opposition to Plaintiffs' Motion for Reconsideration at 3:4-5 ("Opposition"), Dkt. 367, *Acer Inc. et al. v. Technology Properties Ltd. et al.*, 08-cv-877-PSG ("Acer Action") (capitalization

1 altered).) But Judge Ware did not construe this phrase at all. He specifically declined to construe
 2 it based on his erroneous belief that the sole issue tendered for decision was “whether the phrase
 3 should be defined as requiring a ‘prefetch buffer.’” (First Claim Construction Order at 8, *Acer*
 4 Action, Dkt. No. 336 (“Order”).) TPL implicitly acknowledges as much by advancing its own
 5 construction of this phrase, which is the same construction it pursued in its arguments before
 6 Judge Ware. The proper construction of this phrase is therefore properly before this Court.

7 1. TPL Misstates the Underlying Dispute.

8 TPL devotes a large portion of its argument on this phrase to refuting a supposed position
 9 of Plaintiffs that they have not actually taken—that this phrase excludes any system that has either
 10 a prefetch buffer or a one-instruction-wide instruction buffer. (Opposition at 4.) This is not and
 11 has not been Plaintiffs’ position. Plaintiffs have instead argued for a construction of this phrase
 12 that excludes “a prefetch buffer or a one-instruction-wide instruction buffer that ***supplies one***
 13 ***instruction at a time.***” (See *id.* at 3 (Plaintiffs’ Proposed Construction).) The key issue in this
 14 phrase is whether it excludes instructions being supplied to the CPU one at a time, regardless of
 15 the physical structure used to supply the instructions.

16 Plaintiffs’ proposed construction refers to a “prefetch buffer” and a “one-instruction-wide
 17 instruction buffer” only because TPL expressly distinguished those structures in the prior art
 18 which were used to supply instructions one at a time to the CPU. For example, TPL made the
 19 following disclaimer in distinguishing Edwards:

20 Edwards describes the way the Transputer decodes and executes instructions. As
 21 described in Edwards, see, e.g., Fig. 8, below, instructions are supplied to a **one-**
 22 **instruction-wide instruction buffer**, one at a time, and are there decoded.
 23 Fetching multiple instructions into a **prefetch buffer** and then supplying them
 one at a time is not sufficient to meet the claim limitation – the supplying of
 “multiple sequential instructions to a CPU during a single memory cycle.”

24 (Amendment, 1/19/2010, at 26 of 58, Chen Decl. Ex. 2, *Acer* Action, Dkt. No. 358-3
 25 (emphasis added).)

26 TPL has no legitimate basis to object to the reference to a “prefetch buffer” or a “one
 27 instruction-wide buffer” in the proposed construction of this phrase. Plaintiffs’ proposed
 28 construction would not exclude a system simply because it happens to include a prefetch buffer or

1 a one-instruction-wide instruction buffer. But it would exclude a system that uses one of those
2 structures to supply instructions one at a time to the CPU.

3 TPL appears to concede, in fact, that it did disclaim a system that supplies instructions one
4 at a time to the CPU. In characterizing its own arguments to the Patent Office during the '749
5 reexamination, TPL states that each of its statements:

6 expressly distinguishes the prior art reference on the same basis: (1) the
7 instructions are supplied to the CPU one at a time, (b) although two instructions
8 might be fetched at the same time, one instruction is supplied to the CPU at a
time, and (c) the 'during a single memory cycle' limitation is not satisfied by
supplying only one instruction to the CPU at a time.

9 (Opposition at 5:26–6:2.)

10 But TPL's proposed construction of this phrase does not incorporate an express
11 prohibition against supplying instructions one at a time to the CPU. Its construction, "provide the
12 multiple sequential instructions in parallel to said central processing unit integrated circuit during
13 a single memory cycle," merely parrots other language of the claim. Because TPL concedes that
14 the claimed systems do not supply instructions to the CPU one at a time, Plaintiffs' construction
15 should be adopted:

16 provide the multiple sequential instructions in parallel **(as opposed to one-by-**
17 **one)** to said central processing unit integrated circuit during a single memory
18 cycle **without using a prefetch buffer or a one-instruction-wide instruction**
buffer that supplies one instruction at a time

19 (Plaintiffs' Motion for Reconsideration at 2, *Acer* Action, Dkt. No. 358 (emphasis added).)

20 2. The Amendments to Claim 1 Did Not Rescind Earlier Disclaimers.

21 TPL relies on amended language at the end of claim 1, which recites that supplying the
22 multiple sequential instructions to the CPU "comprises supplying the multiple sequential
23 instructions in parallel to said instruction register during the same memory cycle in which the
24 multiple sequential instructions are fetched." ('749 *Ex Parte* Reexamination Certificate, 1:65–
25 2:2, Chen Decl. Ex. 1, *Acer* Action, Dkt. No. 358-2). TPL suggests that this amendment to claim
26 1 should be viewed as actually defining the disputed phrase, effectively erasing TPL's earlier
27 disclaimers. (Opposition at 6.) This argument is without merit for at least two reasons.
28

1 First, TPL does not explain how any of its earlier disclaimers were rescinded or otherwise
 2 rendered ineffective. Although a disclaimer made during prosecution can be rescinded, “the
 3 prosecution history must be sufficiently clear to inform the examiner that the previous disclaimer,
 4 and the prior art that it was made to avoid, may need to be re-visited.” *Hakim v. Cannon Avent*
 5 *Group, PLC*, 479 F.3d 1313, 1318 (Fed. Cir. 2007). This never happened during the ’749
 6 reexamination. TPL never informed the Examiner that its previous disclaimers made in
 7 distinguishing Edwards, May, and/or MacGregor needed to be revisited. And TPL never
 8 rescinded its earlier disclaimers.

9 Second and more fundamentally, the amendment to claim 1 does not even address the
 10 question of whether the phrase at issue here, “supply the multiple sequential instructions to said
 11 central processing unit integrated circuit during a single memory cycle,” excludes systems that
 12 supply instructions one-at-a-time to the CPU. The amended language merely recites a ***sub-step*** to
 13 the process of supplying multiple sequential instructions to the CPU. This is apparent from the
 14 amended claim language, which states that supplying the multiple sequential instructions to the
 15 CPU “comprises supplying the multiple sequential instructions in parallel to said instruction
 16 register during the same memory cycle.” (’749 *Ex Parte* Reexamination Certificate, 1:65–2:2,
 17 Chen Decl. Ex. 1, *Acer* Action, Dkt. No. 358-2 (emphasis added).) This language, using the
 18 open-ended “comprising” transitional phrase, does not ***define*** the claimed step of supplying the
 19 multiple sequential instructions to the CPU—it merely specifies a particular sub-step that the
 20 claim step must include.

21 The fact that the amendment represents merely a sub-step is evident from a critical
 22 difference between the language of the term being construed and the amendment to claim 1 that
 23 TPL has overlooked. The amended language of claim 1 recites “supplying the multiple sequential
 24 instructions in parallel to said instruction register during the same memory cycle,” while the
 25 phrase being construed is “supply the multiple sequential instructions to said central processing
 26 unit integrated circuit during a single memory cycle.” As explained below, because TPL’s
 27 amendment involves the “instruction register,” not the separately claimed “central processing unit
 28

1 integrated circuit” (CPU), it has no bearing on reexamination disclaimers directed specifically at
2 the phrase at issue here.

3 The “instruction register” and the CPU (“central processing unit integrated circuit”) are
4 separate and distinctly recited components of the claimed microprocessor system. Claim 1, in
5 particular, recites a “microprocessor system” that comprises a “central processing unit integrated
6 circuit” (CPU) which, in turn, “include[es] an arithmetic logic unit and a first push down stack.”
7 (*Id.* at 1:43.) The claim does not list the “instruction register” as a component of the CPU. The
8 claim instead recites “an instruction register” four elements later in the claim, as an element of the
9 broader microprocessor system (“wherein the *microprocessor system* comprises an instruction
10 register”) (*id.* at 1:55–57 (emphasis added)), not as part of the earlier-recited CPU. It is well-
11 settled Federal Circuit law that “[w]here a claim lists elements separately, ‘the clear implication
12 of the claim language’ is that those elements are ‘distinct component[s]’ of the patented
13 invention.” *Becton, Dickinson & Co. v. Tyco Healthcare Group, LP*, 616 F.3d 1249, 1254 (Fed.
14 Cir. 2010) (quoting *Gaus v. Conair Corp.*, 363 F.3d 1284, 1288 (Fed. Cir. 2004)). Had the
15 patentee intended for the “instruction register” to have been a part of the claimed CPU, it would
16 have added that component to the CPU element rather than separately claiming it as part of the
17 overall “microprocessor system.”

18 Because supplying multiple sequential instructions to the “instruction register” as recited
19 in the amendment does not by itself complete the step of supplying those instructions to the CPU,
20 the amendment merely recites a sub-step in the process of supplying those instructions to the
21 CPU. This is entirely consistent with the specification, which explains that the instructions must
22 be supplied from the instruction register to the CPU. (*See* ’749, 2:40–45 (“In still another aspect
23 of the invention, the microprocessor system additionally includes an instruction register for the
24 multiple instructions connected to the means for fetching instructions. A means is connected to
25 the instruction register *for supplying the multiple instructions in succession from the instruction*
26 *register.*”) (emphasis added).)¹

27
28 ¹ To use a real-world analogy, a claim could recite that “a means for delivering documents to Judge Grewal’s courtroom on the fourth floor comprises clearing security on the first floor of the

1 The “instruction register” amendments to claim 1 therefore have no relevance to TPL’s
 2 disclaimers regarding the phrase at issue here, “supply the multiple sequential instructions to said
 3 central processing unit integrated circuit during a single memory cycle.” TPL’s disclaimers in the
 4 reexamination all related to supplying the instructions to the CPU, not to the instruction register.
 5 Those disclaimers did not even use the term “instruction register,” let alone distinguish the prior
 6 art based on supplying the instructions to the instruction register.

7 **3. Plaintiffs’ Construction Will Prevent TPL’s Improper Attempt To** 8 **Recapture Disclaimed Subject Matter.**

9 The importance of holding TPL to its statements to the Patent Office is highlighted by its
 10 Infringement Contentions as to the ’749 patent seeking to accuse systems that behave in precisely
 11 the same way as the prior art distinguished during the reexamination. TPL’s infringement
 12 contentions rely on a mode of operation in the accused systems (“Thumb mode”) in which
 13 instructions are fed to the CPU one at a time. (Product Reports at 6 and 14 of 24, Chen Decl. Ex.
 14 4, *Acer* Action, Dkt. No. 358-5 (emphasis added) (quoting ARM Ltd., An Introduction to
 15 Thumb).) TPL does not dispute that the accused products operate in this way, but contends that
 16 this is permissible because multiple instructions are received in parallel “by the instruction
 17 register.” (Opposition at 8.) This argument relies on the assumption that the “instruction
 18 register” is part of the CPU, which is incorrect as explained above. Plaintiffs’ proposed
 19 construction, which expressly excludes systems in which instructions are supplied to the CPU one
 20 at a time, must be adopted to prevent TPL’s improper attempt to recapture the systems that it
 21 disclaimed to overcome prior art during the ’749 reexamination.

22 **B. “CLOCKING SAID CENTRAL PROCESSING UNIT”**

23 The interpretation of the phrase “clocking said central processing unit” turns on whether
 24 TPL’s emphatic statements in the specification and prosecution history describing the clocking of
 25 the invention should be given weight in claim construction. TPL attempts to characterize these
 26 statements as merely “describing one advantage of a preferred embodiment” (Opposition at 11),

27 building at 280 South First Street.” Clearing security on the first floor would certainly be a
 28 required sub-step in the delivery of the documents, but the delivery could not be complete until
 the documents were subsequently carried to Judge Grewal’s courtroom on the fourth floor.

1 but this is inaccurate. The '336 specification and prosecution history describe the feature of
 2 always clocking the CPU at its maximum speed as a feature of the invention, and criticize prior
 3 art systems lacking this feature. This feature is properly incorporated into the construction of this
 4 term. *See, e.g., Edwards Lifesciences LLC v. Cook Inc.*, 582 F.3d 1322, 1329–30 (Fed. Cir. 2009)
 5 (“Where the specification makes clear that the invention does not include a particular feature, that
 6 feature is deemed to be outside the reach of the claims of the patent, even though the language of
 7 the claims, read without reference to the specification, might be considered broad enough to
 8 encompass the feature in question.”) (quoting *SciMed Life Sys., Inc. v. Advanced Cardiovascular*
 9 *Sys., Inc.*, 242 F.3d 1337, 1341 (Fed. Cir. 2001)).²

10 TPL repeats the same misleading argument it made to Judge Ware, that “[t]he
 11 specification of the patents-in-suit discloses multiple embodiments of the various inventions; so
 12 many that the PTO required the applicants to divide the original application into 10 separate
 13 applications.” (Opposition at 11:13–15.) But those supposed “multiple embodiments” did not
 14 relate to the clocking mechanism claimed in the '336 patent. As explained in connection with
 15 TPL’s own motion for reconsideration, the examiner issued a restriction requirement during the
 16 prosecution of the '749 patent directing the applicants to file separate divisional applications
 17 because the applicants’ proposed claims covered distinct inventions (Group I through Group X).
 18 Only one of those so-called “multiple embodiments” (Group V) was directed to the clocking
 19 features of the disclosed microprocessor system. (08/31/1992 Restriction Requirement, at ¶ 19
 20 (Group V), Chen Decl. Ex. 6, *Acer Action*, Dkt. No. 368-7.)³

21 The applicants were forced to file separate divisional applications because their claims
 22 were directed at “independent and distinct inventions,” 35 U.S.C. § 121, not because they covered
 23 multiple embodiments of a single invention, as TPL now suggests. With respect to the clocking
 24 features of the disclosed microprocessor system, their entire detailed description is contained in a

25
 26 ² TPL misleadingly suggests that Judge Ward construed this phrase in the previous Texas
 27 litigation involving the '336 patent, but he did not. Judge Ward construed a narrower and
 28 different phrase directed to what an “oscillator” was, not how the CPU was clocked. (See Ward
 Order at 13, Otteson Decl. Ex. 3, *Acer Action*, Dkt. No. 357-3.)

1 few passages between columns 16 and 17 of the specification. ('336, 16:44–17:37, *Acer* Action,
 2 Dkt. No. 358-6). The “ring oscillator” described in those passages is the only disclosed
 3 embodiment for clocking the CPU.

4 **1. TPL’s Attempt To Recapture the Prior Art Should Be Rejected.**

5 TPL argues that nothing in the specification or the prosecution history “requires the clock
 6 operate at the fastest possible speed; rather, the embodiment discussed merely allows the clock to
 7 operate at a fastest possible speed.” (Opposition at 12:10-11 (emphasis in original).) This
 8 argument cannot be reconciled with the plain language of the specification, which states that “[b]y
 9 deriving system timing from the ring oscillator 430, CPU 70 will ***always*** execute at the maximum
 10 frequency possible, but never too fast.” ('336, 16:63–17:2, Chen Decl. Ex. 5, *Acer* Action, Dkt.
 11 No. 358-6; *see also id.*, 17:19–21 (“The CPU 70 executes at the fastest speed possible using the
 12 adaptive ring counter[] clock 430.”).)

13 But more fundamentally, a system that merely allows the CPU clock to operate at the
 14 fastest possible speed would recapture the prior art systems that TPL distinguished in the '336
 15 specification and during prosecution. The specification explains that prior art CPUs were clocked
 16 at a “rated clock speed” to achieve best performance under worst case conditions. (*Id.*, 16:47–
 17 53.) Those prior art systems, therefore, ***will*** operate at the fastest possible speed ***under those***
 18 ***worst case conditions***. (See Amendment, 1/13/97, at 3–4, Chen Decl. Ex. 8, *Acer* Action, Dkt.
 19 No. 358-9 (“In contrast, prior art microprocessor systems are given a rated speed based on
 20 possible worst case operation conditions Under other than worst case operating conditions,
 21 the prior art microprocessors are actually capable of operating at a faster clock speed than their
 22 rated speed.”).) Construing this phrase to merely allow the CPU to sometimes operate at its
 23 maximum frequency, therefore, would recapture indisputably disclaimed prior art systems.

24 The purported advantage of the alleged invention’s use of an on-chip oscillator clock is
 25 that the clock “always” adjusts to maintain the same relationship with the CPU’s maximum speed.
 26 If voltage, temperature, or other conditions cause the CPU’s maximum speed to drop, these
 27 conditions “always” cause a corresponding change to the on-chip oscillator clock’s frequency as
 28 well. ('336, 16:63–17:2, Chen Decl. Ex. 5, *Acer* Action, Dkt. No. 358-6.) The construction of

1 “clocking said CPU” must therefore not merely allow, but require, that the CPU always execute at
2 the maximum frequency possible.

3 **2. Plaintiffs’ Proposed Construction Is Not Vague or Ambiguous.**

4 TPL asserts that Plaintiffs’ construction that the CPU “will always execute at the
5 maximum frequency possible, but never too fast” is vague and ambiguous. (Opposition at 13.)
6 TPL further asserts that the construction specifies no criteria to enable a jury to determine the
7 “maximum frequency possible” or whether the CPU is going “too fast.” TPL’s own statements,
8 however, debunk such an assertion. TPL had no trouble at all understanding the “fastest speed
9 possible” (*i.e.*, “maximum frequency possible”) of the CPU to mean “the upper end of the range
10 of speeds at which the CPU can operate.” (*See* Pls.’ Claim Construction Brief at 24, *Technology*
11 *Properties Ltd. et al. v. Fujitsu et al.*, 05-cv-00494-TJW, Dkt. No. 220 (Supplemental Decl. of
12 Kyle Chen in Support of Motion for Reconsideration, Ex. 10).) Citing its own expert declaration,
13 TPL further explained that the fastest speed possible is “the maximum frequency a CPU can
14 operate at and still provide a valid output.” (*Id.*) TPL even explained that, when “the frequency
15 of a CPU exceeds its maximum theoretical performance,” *i.e.*, when the frequency is “too fast,”
16 “errors are likely to result.” (*Id.*) TPL thus has no basis to argue that a construction based on the
17 applicants’ own statements in the specification and prosecution history is either vague
18 or ambiguous.

19 **III. CONCLUSION**

20 For the foregoing reasons, Plaintiffs’ motion for reconsideration should be granted in
21 its entirety.

22
23
24
25
26
27
28

1
2 Dated: November 9, 2012

K&L GATES LLP

3
4 By: /s/ Timothy Walker

Timothy P. Walker, Esq.

Timothy.walker@klgates.com

Howard Chen, Esq.

Howard.chen@klgates.com

Harold H. Davis, Jr., Esq.

Harold.davis@klgates.com

Jas Dhillon, Esq.

Jas.dhillon@klgate.com

Jeffrey M. Ratinoff

Jeffrey.ratinoff@klgates.com

K&L Gates LLP

Four Embarcadero Center, Suite 1200

San Francisco, CA 94111

Phone: (415) 882-8200

Fax: (415) 882-8220

13 ***Attorneys for Acer, Inc., Acer America Corp.***
14 ***and Gateway, Inc.***

15 Dated: November 9, 2012

COOLEY LLP

16
17 By: /s/ Kyle D. Chen

Kyle D. Chen, Esq.

kyle.chen@cooley.com

Heidi L. Keefe, Esq.

hkeefe@cooley.com

Mark R. Weinstein, Esq.

mweinstein@cooley.com

Cooley LLP

3000 El Camino Real

Five Palo Alto Square, 4th Floor

Palo Alto, California 94306

Phone: (650) 843-5000

Fax: (650) 857-0663

23 ***Attorneys for HTC Corporation and HTC***
24 ***America, Inc.***

1 Dated: November 9, 2012

BAKER & MCKENZIE

2 By: /s/ Edward Runyan
3 Edward Runyan, Esq.
4 Edward.Runyan@bakernet.com
5 Baker & McKenzie
6 130 East Randolph Drive
7 Chicago, IL 60601
8 Phone: (312) 861-8811
9 Fax: (312) 698-2341

Attorneys for Barco, N.V.

10 **ATTESTATION PER GENERAL ORDER 45**

11 I, Kyle D. Chen, am the ECF User whose ID and password are being used to file
12 Corrected Plaintiffs' Consolidated Opening Supplemental Claim Construction Brief. In
13 compliance with General Order 45, X.B., I hereby attest that the counsel listed above have
14 concurred with this filing.

15 Dated: November 9, 2012

16 By: /s/ Kyle D. Chen
17 Kyle D. Chen

18
19
20 1074501
21
22
23
24
25
26
27
28